JU .

JC17 Rec'd PCT/PTO 2 6 APR 2001

ATTORNEY'S DOCKET NUMBER (1390 REV. 5-93) US DEPT. OF COMMERCE PATENT & TRADEMARK OFFICE 109352 TRANSMITTAL LETTER TO THE U.S. APPLICATION NO. (if known, sec 37 C.F.R.1.5) **UNITED STATES** DESIGNATED/ELECTED OFFICE 09/830434 (DO/EO/US) CONCERNING A FILING **UNDER 35 U.S.C. 371** INTERNATIONAL APPLICATION NO. INTERNATIONAL FILING DATE PRIORITY DATE CLAIMED PCT/JP00/05595 August 21, 2000 August 31, 1999 TITLE OF INVENTION POLISHING PAD AND POLISHING METHOD FOR SEMICONDUCTOR WAFER APPLICANTS FOR DO/EO/US Makoto KOBAYASHI and Hiroyuki TAKAMATSU Applicant herewith submits to the United States Designated/Elected Office (DO/EO/US) the following items and other 1. This is a **FIRST** submission of items concerning a filing under 35 U.S.C. 371. 2. This is a SECOND or SUBSEQUENT submission of items concerning a filing under 35 U.S.C. 371. This express request to begin national examination procedures (35 U.S.C. 371(f)) at any time rather than 3. delay examination until the expiration of the applicable time limit set in 35 U.S.C. 371(b) and PCT Articles 22 and 39(1). 4 A proper Demand for International Preliminary Examination was made by the 19th month from the earliest claimed priority date. 5. A copy of the International Application as filed (35 U.S.C. 371(c)(2)) a. is transmitted herewith (required only if not transmitted by the International Bureau). ı fizz b. A has been transmitted by the International Bureau. H is not required, as the application was filed in the United States Receiving Office (RO/US) 6. A translation of the International Application into English (35 U.S.C. 371(c)(2)). Amendments to the claims of the International Application under PCT Article 19 (35 U.S.C. 371(c)(3)) are transmitted herewith (required only if not transmitted by the International Bureau). Ü have been transmitted by the International Bureau. Ħ c. Thave not been made; however, the time limit for making such amendments has NOT expired. [] d. have not been made and will not be made. [= 8. A translation of the amendments to the claims under PCT Article 19 (35 U.S.C. 371(c)(3)). 9. An oath or declaration of the inventor(s) (35 U.S.C. 371(c)(4)). A translation of the annexes to the International Preliminary Examination Report under PCT Article 36 (35 U.S.C. 371 (c)(5)). Items 11. to 16. below concern other document(s) or information included: An Information Disclosure Statement under 37 CFR 1.97 and 1.98. 12. An assignment document for recording. A separate cover sheet in compliance with 37 CFR 3.28 and 3.31 is included. 13.  $\boxtimes$ A FIRST preliminary amendment. A SECOND or SUBSEQUENT preliminary amendment.  $\Box$ 14. A substitute specification. Entitlement to small entity status is hereby asserted. 15.

16.

Other items or information:

			NTERNATIONAL APPLICATION NO. PCT/JP00/05595		ATTORNEY'S DOCKET NUMBER 109352	
17.  The following fees are submitted:			CALCULATIONS		PTO USE ONLY	
Basic National fee (37 CFR 1.492(a)(1)-(5)):						
Search Report has been prepared by the EPO or JPO\$860.00						
International preliminary examination fee paid to USPTO (37 CFR1.482)\$690.00						
No international preliminary examination fee paid to USPTO (37 CFR 1.482) but international search fee paid to USPTO (37 CFR 1.445(a)(2))\$710.00						
Neither international preliminary examination fee (37 CFR 1.482) nor international search fee (37 CFR 1.445(a)(2)) paid to USPTO\$1,000.00						
International preliminary examination fee paid to USPTO (37 CFR 1.482) and all claims satisfied provisions of PCT Article 33(2)-(4)\$ 100.00						
ENTER APPROPRIATE BASIC FEE AMOUNT =				\$860.00		
Surcharge of \$130.00 for furnishing the oath or declaration later than 20 30 months from the earliest claimed priority date (37 CFR \$\frac{1}{4}492(e)\$).				\$		
Claims	Number Filed	Number Extra	Rate			
Total Claims	21 - 20 =	1	X \$ 18.00	\$18.00		
Independent Claims	5 - 3 =	2	X \$80.00	\$160.00		
Multiple dependent claim(s)(if applicable) + \$270.00				\$		
TOTAL OF ABOVE CALCULATIONS =				\$1038.00		
Reduction by 1/2 for filing by small entity, if applicable.				\$		
SUBTOTAL =				\$1038.00		40.
Processing fee of \$130.00 for furnishing the English translation later than $\square$ 20 $\square$ 30 month from the earliest claimed priority date (37 CFR 1.492(f)).				\$		
TOTAL NATIONAL FEE =				\$	· · · · · · · · ·	
					Amount to be refunded	\$
					Charged	\$
<ul> <li>a.</li></ul>						
NOTE: Where an appropriate time limit under 37 CFR 1.494 or 1.495 has not been met, a petition to revive (37 CFR 1.137(a) or (b)) must be filed and granted to restore the application to pending status.						
SEND ALL CORRESPONDENCE TO: OLIFF & BERRIDGE, PLC P.O. Box 19928 Alexandria, Virginia 22320 NAME: William P. Berridge						
			N	AME: Thom	ON NUMBER: 3	

09/830434

PATENT APPLICATION

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE 26 APR 2001

In re the Application of

Makoto KOBAYASHI and Hiroyuki TAKAMATSU

Application No.: US National Stage of PCT/JP00/05595

Filed: April 26, 2001

Docket No.: 109352

For: POLISHING PAD AND POLISHING METHOD FOR SEMICONDUCTOR WAFER

## PRELIMINARY AMENDMENT

Director of the U.S. Patent and Trademark Office Washington, D. C. 20231

Sir:

Prior to initial examination, please amend the above-identified application as follows:

## IN THE CLAIMS:

Please cancel claims 1-10 without prejudice to or disclaimer of the subject matter contained therein.

Please add new claims 11-31 as follows:

- --11. A polishing pad used for polishing a semiconductor wafer in a mirror polishing process, wherein a content of zinc compounds included in the polishing pad is 200ppm or less at the ratio of zinc weight relative to the weight of the polishing pad.--
- --12. A polishing pad used for polishing a semiconductor wafer in a finish polishing process, wherein a content of zinc compounds included in the polishing pad is 100ppm or less at the ratio of zinc weight relative to the weight of the polishing pad.--
- --13. A polishing pad used for polishing a semiconductor wafer in a finish polishing, wherein the polishing pad does not include zinc compounds.--
- --14. The polishing pad used for polishing a semiconductor wafer according to Claim 11, which comprises a base layer formed of nonwoven fabric and a porous surface layer.--
  - --15. The polishing pad used for polishing a semiconductor wafer according to Claims

- 12, which comprises a base layer formed of nonwoven fabric and a porous surface layer.--
- --16. The polishing pad used for polishing a semiconductor wafer according to Claim 13, which comprises a base layer formed of nonwoven fabric and a porous surface layer.--
- --17. The polishing pad used for polishing a semiconductor wafer according to Claim 14, wherein a content of zinc compounds in the surface layer is 100ppm or less at the ratio of zinc weight relative to the weight of the polishing pad.--
- --18. The polishing pad used for polishing a semiconductor wafer according to Claim 15, wherein a content of zinc compounds in the surface layer is 100ppm or less at the ratio of zinc weight relative to the weight of the polishing pad.--
- --19. The polishing pad used for polishing a semiconductor wafer according to Claim 16, wherein a content of zinc compounds in the surface layer is 100ppm or less at the ratio of zinc weight relative to the weight of the polishing pad.--
- --20. A polishing pad used for polishing a semiconductor in a mirror polishing process, wherein it is comprises a base layer formed of nonwoven fabric and a porous surface layer, and a content of zinc compounds included in the surface layer is 100ppm or less at the ratio of zinc weight relative to the weight of the surface layer.--
- --21. The polishing pad for polishing a semiconductor wafer according to claim 20, wherein the surface layer does not include zinc compounds.--
- --22. The polishing pad for a semiconductor wafer according to Claim 14, wherein the surface layer is foamed of foamed polyurethane.--
- --23. The polishing pad for a semiconductor wafer according to Claim 15, wherein the surface layer is foamed of foamed polyurethane.--
- --24. The polishing pad for a semiconductor wafer according to Claim 16, wherein the surface layer is foamed of foamed polyurethane.--
- --25. The polishing pad for a semiconductor wafer according to Claim 20, wherein the surface layer is foamed of foamed polyurethane.--

US National Stage of PCT/JP00/05595

--26. The polishing pad for a semiconductor wafer according to Claim 21, wherein the surface layer is foamed of foamed polyurethane.--

--27. A method for polishing a semiconductor wafer, wherein the polishing is performed by using the polishing pad according to Claim 21.--

--28. A method for polishing a semiconductor wafer, wherein the polishing is performed by using the polishing pad according to Claim 22.--

--29. A method for polishing a semiconductor wafer, wherein the polishing is performed by using the polishing pad according to Claim 23.--

--30. A method for polishing a semiconductor wafer, wherein the polishing is performed by using the polishing pad according to Claim 20.--

--31. A method for polishing a semiconductor wafer, wherein the finish polishing is performed while a concentration of zinc compounds is kept to 200ppm or less in the position where the semiconductor wafer is in contact with the polishing pad.--

## **REMARKS**

Claims 21-31 are pending. Claims 21-31 are added. Prompt and favorable consideration on the merits is respectfully requested.

Respectfully submitted,

William P. Berridge Registration No. 30,024

Thomas J. Pardini Registration No. 30,411

WPB:TJP/zmc

Date: April 26, 2001

OLIFF & BERRIDGE, PLC P.O. Box 19928 Alexandria, Virginia 22320 Telephone: (703) 836-6400 DEPOSIT ACCOUNT USE AUTHORIZATION Please grant any extension necessary for entry;

Charge any fee due to our Deposit Account No. 15-0461

## SPECIFICATION

# POLISHING PAD AND POLISHING METHOD FOR SEMICONDUCTOR WAFER

## Technical Field

The present invention relates to a mirror polishing process for a semiconductor wafer (hereinafter, may be simply referred to wafer), especially to a polishing pad and polishing method used in a finish polishing as a final step of polishing process for a semiconductor wafer.

## Background Art

Recently, with an ultra-miniaturization and higher integration of semiconductor devices, it is desired that a surface of a semiconductor wafer consisting of silicon or the like is made flat with high precision.

Accordingly, a mirror polishing is performed as a process means for answering the above-described desire. By such a mirror polishing for a semiconductor wafer, the wafer is processed to have a smooth and non-damage mirror-polished surface.

As a conventional method for processing a semiconductor wafer, there have been generally performed a slicing step for slicing thin plates (wafers) from a single crystal ingot, a chamfering step for preventing a

chipping in a peripheral portion of the wafer, a lapping step or surface grinding step for reducing the ununiformity of the thickness of a wafer, an etching step for eliminating mechanical damages and contaminants, a mirror-polishing step for mirror-surfacing a chamfered portion and main surface of a wafer and the like sequentially.

The mirror polishing for a silicon wafer is performed by applying a constant load and relative speed between the wafer and polishing pad while supplying a polishing agent. For example, in the case where a single-side polishing apparatus polishes a semiconductor wafer, the polishing apparatus is mainly composed of a turn table, wafer holder, and polishing agent supply The turn table, on which a polishing pad is attached, is rotated at a predetermined rotation speed via a rotary shaft. On the other hand, the structure of the wafer holder is that it holds a wafer by means of vacuum sucking, wax or the like, to face a polishing pad attached on the turn table and presses the wafer against the polishing pad with a predetermined load while rotated via a rotating shaft. The polishing agent supply unit supplies a polishing agent, which is made by dispersing a calcined silica, colloidal silica or the like in a alkaline solution, onto the polishing pad at a predetermined flow rate, and during polishing, the wafer is mirror-polished by supplying the polishing agent

between the wafer and the polishing pad.

As to mirror-polishing process, in addition to the above-described single-side polishing apparatus, a double-side polishing apparatus has also been employed, which can make both sides of a wafer simultaneously like a lapping process to be mirror-surface.

Further, as to wafer holding type, in addition to the above-described types by means of vacuum sucking and a wax type which holds a wafer with adhesive such as wax, a wax free (waxless mount) type which holds a wafer with a backing pad and template has been also employed. As to the number of wafers to be processed, a so-called batch processing type, which polishes multiple wafers simultaneously, or a single wafer processing type, which polishes wafers one by one, has been employed. As described above, several processes and types for the mirror polishing have been suggested from several viewpoints.

Although any process or type as described above has been employed, the mirror-polishing process is generally performed under two or more steps. In a rough polishing of the early step, called a first polishing, the polishing is performed with a hard polishing pad at a comparatively fast polishing rate so as to reduce the ununiformity of the thickness of the wafer after polishing.

However, in the polishing of the early step, there

are likely to remain the ununiformity of surface roughness, a cloudiness so-called haze, for example, and polishing damage, which becomes an issue on the subsequent device fabrication process, on the wafer. Accordingly, in general, a finish polishing process is finally performed so that the ununiformity of surface roughness which remains on the wafer surface is eliminated to complete it as an entire mirror-polished wafer.

In the early step of the polishing, that is, a first polishing etc., a polishing pad which comprises a foamed urethane sheet, or a polishing pad (velour type) formed by impregnating urethane resin into a nonwoven fabric such as polyester in order to harden it, is generally used. Further, in a final finish polishing, a suede-type polishing pad is used. This is as a sort of artificial leather for industrial materials, and the polishing pad, which comprises a base layer consisting of a nonwoven fabric formed of a synthetic resin, special synthetic rubber or the like, and a surface layer consisting of a resin with high wear resistance such as polyurethane and having minute pores formed therein, is used. The back surface of the base layer is bonded to a turn table with an adhesive double coated tape or the like as a bond layer.

Incidentally, with a recent increase in the degree of integration of semiconductor devices, the requirement

for the surface characteristic of wafers after mirrorpolishing process has became strict. For example, in
addition to the above-mentioned flatness of the wafer,
it has been required that even minute defects and
scratches on the wafer surface should not exist.

When the mirror-polishing process is performed, minute damages or scratches may be generated on the wafer surface, especially, in the early polishing step such as a first polishing process, such polishing damages or scratches are likely to be generated by using a hard polishing pad or polishing agent having high polishing performance. However, in the subsequent finish polishing, the wafer is polished on the condition to eliminate damages, scratches or the like, which remain even after the first polishing as described above.

After the finish polishing, if there exist still scratches or the like on the wafer surface, they are detected by a common visual inspection under collimated light, and the detected wafer is rejected as a defective product. However, it is difficult to detect polishing damages by the visual inspection under collimated light. Therefore, after the finish polishing, even if such damages exist on the wafer, they can not be detected on the wafer surface, and thus the wafer has been regarded as a non-defective product.

Further, even in a device fabrication stage, such a wafer condition, that is, minute damage which exists

after finish polishing and can not be detected by a visual inspection, has been disregarded as having no harmful effects especially for quality (device characteristic).

However, with a recent additional increase in the degree of minuteness of devices, it has been suggested that these damages may cause the problems in the device fabrication process. In short, it has been observed lowering yield and generating defects of unknown origin.

On the other hand, an evaluation technique for wafer surface conditions has been improved, and as the result, the polishing damages which could not be detected in the past can be detected at present.

According to this evaluation method, it is found that when the polishing is performed with a polishing pad for a finish polishing, which has been used conventionally, there are some cases where polishing damages generate on the wafer surface. Judging from this, it is suggested that these polishing damages may affect a device yield for any reason. Its detailed action has not been revealed, but it has been revealed that a minute damage generated in a finish polishing process turns into some defect nucleus, and it has a potential for causing a failure of a semiconductor device.

The following results can also be obtained that the polishing damages which remain on a wafer after a finish polishing can not be reduced, even if polishing time or

the like is increased, and if anything, the finish polishing time is longer, the generation of damages are rather increased. Therefore, it was found that not so much the polishing damages generated in the first polishing process remain without being eliminated due to insufficient polishing as new polishing damages generate in the finish polishing process.

As described above, the polishing damages generated in the finish polishing process to complete a high quality wafer, which is suitable for a recent high-integrated semiconductor device, are a particular problem.

#### Disclosure of the Invention

The present invention has been accomplished in view of the above-mentioned problems, and an object of the present invention is to provide a polishing pad and polishing method to obtain a mirror-polished wafer without generating polishing damages in a mirror-polishing process of a semiconductor wafer, especially in a finish polishing.

In order to achieve the above object, the present invention specifies the content of zinc compounds included in a polishing pad so as not to generate polishing damages in a mirror-polishing process. Zinc weight relative to the weight of a polishing pad, used in the present invention, means weight of zinc which

constitutes zinc compounds included in the polishing pad/weight of the polishing pad, as long as it has no particular notice.

The present invention provides a polishing pad used for mirror-polishing a semiconductor wafer, wherein a content of zinc compounds included in the polishing pad is 200ppm or less at the ratio of zinc weight relative to the weight of the polishing pad.

As described above, if the polishing pad, in which the content of zinc compounds included is 200ppm or less at the ratio of zinc weight relative to the weight of the polishing pad, is used in a mirror-polishing, the polishing damages generated in the mirror-polishing can be suppressed, and accordingly the wafer having almost no problem in the subsequent device fabrication process can be manufactured.

Also, the present invention provides a polishing pad used for mirror-polishing a semiconductor wafer in a finish polishing process, wherein a content of zinc compounds included in the polishing pad is 100ppm or less at the ratio of zinc weight relative to the weight of the polishing pad.

As described above, if the polishing pad, in which the content of zinc compounds included is defined to a less extent as 100ppm or less at the ratio of zinc weight relative to the weight of the polishing pad, is used to eliminate cloudiness and polishing damages in

the finish polishing, the polishing damages generated in the finish polishing are further suppressed and accordingly the wafer having almost no problem in the subsequent device fabrication process can be manufactured.

Further, the present invention provides a polishing pad used for mirror-polishing a semiconductor wafer in a finish polishing process, wherein the polishing pad does not include zinc compounds.

As to the polishing pad used for the finish polishing, it is preferable that the polishing pad includes zinc compounds as little as possible, and therefore, use of the polishing pad including no zinc compounds as described above can suppress the generation of polishing damages.

Furthermore, it is preferable that the polishing pad according to the present invention in which the content of zinc compounds is controlled comprises a base layer consisting of a nonwoven fabric and a porous surface layer.

As described above, by using the polishing pad which comprises a base layer consisting of a nonwoven fabric and a porous surface layer, in the case of a polishing, the polishing can be preferably performed without causing the polishing damages on a wafer surface due to zinc compounds in the polishing pad.

In this case, the polishing pad is more preferred

such that the content of zinc compounds included in the surface layer is 100ppm or less at the ratio of zinc weight relative to the weight of the surface layer.

As described above, it is preferable that the polishing pad includes zinc compounds as little as possible. However, zinc compounds which actually cause polishing damages are included in the portion where the polishing pad is in contact with a wafer, that is, zinc compounds included in the surface layer of the polishing pad cause polishing damages. Therefore, it is important that zinc compounds included in the surface layer of the polishing pad should be less.

As described above, by using the polishing pad in which the content of zinc compounds included in the surface layer of the polishing pad is 100ppm or less at the ratio of zinc weight relative to the weight of the surface layer, zinc compounds which exist in the contact portion with a wafer can be certainly reduced, and in the case of polishing, the polishing can be performed more preferably without causing the polishing damages on a wafer surface.

As to the content of zinc compounds in the base layer, it is not limited in particular as long as the content of zinc compounds included in the surface layer is 100ppm or less at the ratio of zinc weight relative to the weight of the surface layer. However, it is preferable that the content of zinc compounds in the

base layer as well as in the surface layer is as little as possible. By the way, it is preferable in particular that the surface layer does not include zinc.

Further, it is preferable in particular that the surface layer is formed of foamed polyurethane. A conventional polishing pad including urethane resin suffers from a problem that it is likely to include zinc compounds in particular. On the contrary, as described above, by using the polishing pad which has a surface layer formed of polyurethane and is controlled in terms of the content of zinc compounds in the entire polishing pad or the surface layer of the polishing pad, the wafer having very little damages can be manufactured. Also, since the surface layer is formed of foamed polyurethane, the mirror polishing of high surface precision and the finish polishing of high surface precision, such as removal of cloudiness, can be preferably performed.

Furthermore, the present invention provides a method for polishing a semiconductor wafer using the aforementioned polishing pad. If the polishing pad specified in terms of the content of zinc compounds as aforementioned is applied to the mirror polishing of a semiconductor wafer, especially to the finish polishing, the semiconductor wafer which has almost no damages and which is suitable for fabricating a high-integrated semiconductor device can be manufactured.

Additionally, the present invention provides a

polishing method for a semiconductor wafer, wherein a finish-polishing in a mirror-polishing of the semiconductor wafer is performed on the condition that the concentration of zinc compounds in the position where the semiconductor wafer is in contact with the polishing pad is 200ppm or less.

As aforementioned, the mirror polishing of a semiconductor wafer is generally performed stepwise so that a finish polishing is performed after a rough polishing such as a first polishing. However, if zinc compounds are included in the finish polishing, in what way, for example, from a polishing agent, damages are obliged to generate. That is, the problem lies in the fact that zinc compounds exist between a polishing pad and wafer. Therefore, as described above, if a finish-polishing is performed on the condition that the concentration of zinc compounds in the position where a semiconductor wafer is in contact with the polishing pad is 200ppm or less, the semiconductor wafer suitable for fabricating high integrated semiconductor devices can be produced without the generation of polishing damages.

That is, the content of zinc compounds present in the polishing agent or polishing pad is reduced to the utmost, in fact, the less content of zinc compounds is more preferable. Specifically, when the concentration of zinc compounds in the position where a semiconductor wafer is in contact with the polishing pad is 200ppm or

less, the polishing damages, which may cause the generation of defects or low yield in the subsequent device fabrication step, can be suppressed.

It is clear from the above explanation that the content of zinc compounds in the polishing pad or the concentration of zinc compounds in the portion where the polishing pad is in contact with a wafer during the polishing is controlled at a certain amount or less, so that a high quality wafer having very few polishing damages can be manufactured.

Further, thus manufactured wafer having very few polishing damages can be applied to fabrication of recent high-integrated devices. By using this wafer, the generation of defects and low yield in the subsequent device fabrication step can be improved.

Furthermore, by reducing the content of zinc compounds, a processing time of a polishing pad in start-up can be reduced, and as the result, operating efficiency can be increased.

Brief Description of the Drawings

FIG. 1 is a graph representing the relation between the number of etching and ratio of LPD in terms of each polishing pad used in the examples and comparative example.

FIG. 2 is a schematic cross sectional view showing one example of a polishing pad used in a finish

polishing.

FIG. 3 is a schematic view showing a structure of polishing portion of a single-side polishing apparatus for mirror-polishing a surface of a semiconductor wafer.

Best Mode for Carrying out the Invention

An embodiment of the present invention will now be described; however, the present invention is not limited thereto.

The present inventors found that minute polishing damages were generated by using a conventional finish polishing pad in a mirror-polishing process of a semiconductor wafer, examined the polishing damages generated in the polishing process, and found that some contaminants were included in the polishing pad. These contaminants were identified by Energy Dispersive X-ray Spectroscopy (abbreviated name, EDX), as the result, zinc (Zn) and oxygen (O) were detected, and it was found that these contaminants were zinc compounds. Further, it was revealed that a wafer polished by a polishing pad having more zinc compounds was likely to generate more surface defects than a wafer polished by a polishing pad having less zinc compounds.

Consequently, the inventors investigated the inclusion of zinc compounds, and found that zinc compounds were added to a polishing pad for controlling its characteristic in manufacturing thereof. For

example, zinc compounds are added to a polishing pad for increasing hardness of a nonwoven fabric constituting the polishing pad. Additionally, zinc compounds were added to a polishing pad formed of urethane resin as a stabilizer against light in a manufacturing step of urethane resin, and it was found that not a little zinc compound were included into the polishing pad manufactured based on the above urethane resin.

Conventional polishing pads investigated this time included zinc compounds of several hundred ppm.

This zinc compound is mainly composed of zinc oxide (ZnO), and its grain diameter is about 500nm to 1000nm. It was revealed that if such zinc compounds are included in a polishing pad, the generation of surface defects on a wafer is accelerated when the wafer surface is polished by using the polishing pad.

A zinc compound is generally a softer substance than silicon, which is used as a raw material of a semiconductor wafer. That is, indicating by Mohs hardness, the hardness of silicon (Si) as a polished material is 7, silica (SiO<sub>2</sub>) of a polishing agent is 7, and zinc compound (ZnO) is 4. Therefore, as to hardness, since silicon is harder than zinc compound, it seemed difficult to generate scratches due to the zinc compound, so that it has not been studied the influence of zinc compound in the polishing.

However, the present inventors devoted themselves

to investigation on the influence, and revealed for the first time that although each wafer surface has no visible scratches so far as the detection by a visual inspection under collimated light or the like, each wafer surface is differently damaged in accordance with the difference of the content of zinc compounds in each polishing pad.

Further, it is considered that this damage functions as a defect nucleus in the subsequent step, and leads to generation of defects which may lower dielectric breakdown strength of oxide film or affect vield.

Consequently, the present invention provides a polishing pad for semiconductor wafer, wherein the content of zinc compounds thereof is controlled.

First, with reference to the drawings, there will be described one example of a mirror-polishing apparatus to which a polishing pad for semiconductor wafer according to the present invention can be applied.

FIG. 3 is a schematic view showing a structure of polishing portion of a single-side polishing apparatus. The single-side polishing apparatus as shown in FIG. 3 is constructed to polish a single side of a semiconductor wafer, for example, and as shown in the drawing, the polishing portion 10 of the polishing apparatus generally comprises a turn table 11, wafer holder 12 (sometimes called head), and polishing agent

supply unit 13. A polishing pad 1 is applied to the top surface of the turn table 11, and the polishing pad 1 together with the turn table 11 is rotated by a rotary shaft 14 at a predetermined rotating speed.

And, the wafer holder 12 holds a wafer W with vacuum sucking, wax, or the like so that the wafer faces the polishing pad on the turn table, and presses the wafer W against the polishing pad 1 at a predetermined load in parallel with the rotation of the rotating shaft 15.

The polishing agent supply unit 13 supplies a polishing agent 16 onto the polishing pad 1 at a predetermined flow rate, and the polishing agent 16 is supplied between the wafer W and polishing pad 1, so that the wafer W is polished smoothly.

Next, one example of a polishing pad used for mirror polishing will now be described with reference to FIG. 2.

The polishing pad 1, which is used for mirrorpolishing the surface of a semiconductor wafer with
aforementioned single-side polishing apparatus, for
example, is a suede-type polishing pad for finishpolishing comprising a base layer 22 formed of nonwoven
fabric and porous surface layer 21 (the surface layer 21
sometimes called a nap layer) formed on the base layer
22. This polishing pad is adhered to the turn table 11
as shown in FIG. 3 through a bond layer 23 such as
adhesive double coated tape. By the way, when the
polishing is performed, as aforementioned, the wafer W

held by the wafer holder 12 is polished by being pressed onto the polishing pad 1 with a predetermined load while the polishing agent 16 is supplied onto the polishing pad 1 rotated at a predetermined rotation speed.

A polishing pad for semiconductor wafer according to the present invention is characterized in that the content of zinc compounds included in the polishing pad is 200ppm or less at the ratio of zinc weight relative to the weight of the polishing pad. Such a polishing pad is used for mirror-polishing a semiconductor wafer, so that polishing damages which may be generated in mirror-polishing are suppressed, and therefore, the wafer having almost no trouble for the subsequent device fabrication step can be manufactured.

Besides, specifically, when mirror-polishing is performed stepwise, that is, when a finish polishing is performed after rough-polishing such as a first polishing and second polishing, polishing damages can be eliminated more certainly in the finish polishing by using a polishing pad in which the content of zinc compounds is 100ppm or less at the ratio of zinc weight relative to the weight of the polishing pad, so that the wafer having almost no problem in the subsequent device fabrication step can be manufactured.

Further, it is preferable that the polishing pad includes zinc compounds as little as possible, and if a polishing pad having no zinc compounds is used for a

finish polishing, polishing damages due to zinc compounds are not generated completely, and therefore, the wafer can be suitable for high-integrated semiconductor devices.

As to material and structure of the polishing pad, any polishing pad used conventionally can be available, however, considering elimination of cloudiness on the wafer surface after polishing, it is preferable to use a suede-type polishing pad comprising a base layer consisting of nonwoven fabric and porous surface layer as shown in FIG. 2. Such a polishing pad, which is formed of the base layer and surface layer and is controlled in terms of the content of zinc compounds, is used for mirror-polishing of a semiconductor wafer, specifically, finish polishing thereof, so that the semiconductor wafer can be finished without cloudiness, and besides without polishing damages which may become defect nuclei. And thus obtained wafer can be advantageously used in the subsequent device fabrication process.

Furthermore, as described above, the content of zinc compounds in the polishing pad comprising a base layer consisting of nonwoven fabric and a porous surface layer is preferably as little as possible in both the base layer and surface layer, especially, rather preferably as little as possible in the surface layer, and specifically, the content of zinc compounds included in

the surface layer is 100ppm or less at the ratio of zinc weight relative to the weight of the surface layer.

When a mirror polishing of a wafer is performed by using the polishing pad according to the present invention, only a surface layer of the polishing pad is actually in contact with the wafer surface to polish it. Therefore, the existence of polishing damages depends largely on the content of zinc compounds in the portion where the polishing pad is in contact with the wafer, that is, in the surface layer. Therefore, for example, even if the content of zinc compounds included in the polishing pad is more than 100ppm at the ratio of zinc weight relative to the weight of the polishing pad, but if the content of zinc compounds in the surface layer thereof is 100ppm or less, the very excellent wafer having no polishing damages can be completed. case, it needs an attention so that zinc compounds should not be transferred from the base layer to the surface layer.

The material of the surface layer is not limited as far as it has been conventionally used as a polishing pad, but foamed polyurethane is preferred in particular. For example, if a nonwoven fabric, which has been conventionally employed, is used as the base layer, and the surface layer consists of foamed polyurethane, coupled with the limitation of the content of zinc compounds included in the polishing pad or surface layer

thereof, a mirror polishing of a semiconductor wafer, especially a finish polishing of a silicon wafer can be preferably performed, and thereby the wafer can be finished without polishing damages.

The polishing pad according to the present invention is controlled in terms of the content of zinc compounds included in the polishing pad as aforementioned, and if such a polishing pad is used for mirror-polishing, especially for finish-polishing, the wafer having no polishing damages can be obtained. And, it is considered that thus effect comes from keeping the concentration of zinc compounds to a certain rate or less in the portion where the polishing pad is in contact with a wafer. Therefore, if a mirror polishing, especially a finish polishing is performed on the condition that the concentration of zinc compounds in the portion where the polishing pad is in contact with the wafer is suppressed to a certain rate or less, the wafer having no polishing damages can be obtained.

In a common finish polishing process, it is very rare case that zinc compounds come from outside.

Therefore, if only the content of zinc compounds in the polishing pad is limited, the concentration of zinc compounds in the portion where the polishing pad is in contact with the wafer can be suppressed to a certain rate or less, and the wafer can be preferably polished. In this case also, it is preferable that the polishing

pad includes zinc compounds as little as possible, but even if there is a factor from outside except the polishing pad, if a finish polishing is performed on the condition that the concentration of zinc compounds in the portion where the polishing pad is in contact with a semiconductor wafer is collectively 200ppm or less, the same effect as described above, that is, the wafer having no polishing damages can be obtained.

As described above, the polishing pad and polishing method according to the present invention are applied to a mirror polishing of a semiconductor wafer, especially to a finish polishing, so that the wafer can be finished without polishing damages. Further, when the resultant wafer is used, the generation of failure in the subsequent device fabrication step can be suppressed.

Furthermore, since the polishing pad according to the present invention is hybrophilic because of low content of zinc compounds, working effeciency can also be improved in the beginning step of using the polishing pad. Generally, in the beginning step of using a polishing pad for a finish polishing or the like, first, a start-up process (sometimes called a dummy polishing) is performed to make the surface layer of the polishing pad familiar with polishing agent or water and makes better contactability between the wafer and polishing pad in polishing, and thereby accuracy of a mirror-surface process is improved. However, the polishing pad

according to the present invention, as mentioned above, is hyprophilic, so that it is easy to become familiar with water, and the start-up process time can be reduced. Therefore, working efficiency, especially in the beginning step of polishing pad, is improved, and the whole polishing operation time is also reduced.

By the way, the polishing pad and polishing method according to the present invention are applicable to apparatuses or manners, not limited in particular, as far as they are used for mirror-polishing a semiconductor wafer. For example, besides a single-side polishing method, double-side polishing method can also be used. Further, the present invention is not especially limited to any wafer holding method, and thus any types of a vacuum sucking type, wax type or wax free type can be adopted, and a batch type process, by which multiple wafers are polished at once, or a single wafer processing method, by which a wafer is polished one by one, can be also applied. As described above, apparatuses of various methods and types performed in mirror polishing can be applied.

Further, the present invention is not also limited in a semiconductor wafer to be polished in particular, but specifically can be applied to a silicon single crystal wafer preferably.

Incidentally, the present invention is adapted to a common wafer process, that is, a finish polishing in a

multi-step polishing process, however, as examples except such a finish polishing, the present invention can also be applied to a polishing for a wafer processed by PACE (Plasma Assisted Chemical Etching) technique which is a thinning method different from grinding and polishing and has been developed in recent years, or by hydrogen ion delaminating method (sometimes called a smart cut method) which has been suggested as a thin SOI (Silicon On Insulator) film manufacturing technique. Since the mirror surface condition of a wafer is slightly degraded after hydrogen ion delamination or by performing PACE process, a light polishing called touch polishing whose stock removal is about tens of nm is performed. It is preferable that polishing damages are not existed also in such processes, and therefore the polishing pad of the present invention can be applied thereto.

Hereinafter, the present invention will now be specifically described, giving examples and comparative example; however, the present invention is not limited thereto.

It becomes a problem that damages remain on a wafer surface especially before device fabrication step, that is, after a finish polishing so as to attain the final quality of a wafer.

Accordingly, in the following examples and

comparative example, a silicon single crystal wafer (diameter/150mm and thickness/625 $\mu$ m) after a first polishing was used as an example to be polished, and the influence of zinc compounds in the finish polishing was determined.

A polishing pad, in which a base layer consists of a nonwoven fabric having a thickness of about  $1000\,\mu\mathrm{m}$  and formed by impregnating a polyester felt with polyurethane, a polyurethane was coated (laminated) on the base layer, a foam layer was grown in the polyurethane, and a surface portion of the foam layer was eliminated to form openings in the foam layer thereby forming a nap layer having a thickness of about  $450\,\mu\mathrm{m}$ , was used.

## Example 1 and Example 2

The content of zinc compounds in polishing pads were adjusted (reduced) by changing an additive amount of zinc compounds to the surface layer in manufacturing the polishing pad. According to such a method, the polishing pads in which the content of zinc compounds included in a surface layer of the polishing pad was 40-100ppm at the ratio of zinc weight relative to the weight of the surface layer in the polishing pad were obtained. In the present examples, two kinds of polishing pads that one was 99ppm at the ratio of zinc weight relative to the weight of the surface layer of

the polishing pad (polishing pad A; Example 1), and the other was 78ppm (polishing pad B; Example 2) were used, and the influence of zinc compounds in a finish polishing was determined.

As to zinc weight relative to the weight of the surface layer of the polishing pad, the surface layer of the polishing pad was decomposed with a microwave (MW), and the weight was determined by an atomic absorption.

Specifically, a foamed polyurethane in a surface layer of the polishing pad was cut off (sampling) by 10mg with a ceramic cutter, the sample was dissolved by using a MW decomposing apparatus (made by Perkin-Elmer Corporation) with  $\rm HNO_3$  of 6mL used as a resolvent solution, and after that, the content of zinc (Zn) was determined by an atomic absorption apparatus (made by Perkin-Elmer Corporation, SIMAA 6000).

The lower limit of detection in the atomic absorption apparatus itself was about 10ppb, the lower limit of detection under this evaluation method as a whole (the lower limit value of reliable values obtained by repeated measurements, for example), which varied with the quantity of sampling, or the quantity of dilution in analysis, is about 10ppm. By the way, the content of Zn determined here was expressed in a formula [zinc weight constituting zinc compounds included in the sampled surface layer of the polishing pad/weight of the sampled surface layer of the polishing pad].

Hereinafter, this may be merely called zinc content in a surface layer.

Further, zinc weight relative to total weight of a polishing pad including a base layer was determined by the same method as aforementioned except a measurement example which was obtained by cutting out, not only a foamed polyurethane of its surface layer, but a polishing pad as a whole including its base layer with a ceramic cutter. That is, after dissolving the sample by a microwave, its solution was determined by an atomic absorption.

The zinc content in the polishing pad measured by this method was 255ppm in the polishing pad A and 195ppm in the polishing pad B.

As for polishing condition, a single-side polishing apparatus as shown in FIG. 3 was used, and polishing was performed at a polishing load of  $100 \text{g/cm}^2$ , head rotation number of 80 rpm, and turn table rotation number of 80 rpm while supplying a colloidal silica (particle diameter/about 80 nm, silica concentration/2.5 weight %, and pH/10.5) used as a polishing agent at 150 cc/min. The polishing time was 10 minutes, and the stock removal was about  $0.1 \, \mu \, \text{m}$ .

Defects (polishing damages) on a wafer surface were evaluated after polishing the wafer. The evaluation of defects on a wafer surface was performed by processing it with an ammonia-type processing liquid, and then

observing the number of LPD (Light Point Defect). This is the evaluation method by utilizing a phenomenon that when there are defects such as polishing damages on a wafer surface, if the processing is performed by using an ammonia hydrogen peroxide-type processing liquid for a certain period of time, and as the result, the number of LPD is rapidly increased (extraordinarily increased). If polishing damages are large, the number of LPD is extraordinarily increased in the early step of a processing time.

Specifically, the evaluation was performed by etching a wafer surface for a certain period of time (20 minutes in the present example) with a processing liquid composed of ammonia, hydrogen peroxide and water, and then counting the number of LPD of  $0.12\,\mu\mathrm{m}$  or more formed on the wafer surface by a particle counter LS6000 (made by Hitachi Electronics Engineering Co., Ltd.). By repeating such an operation of counting LPDs after etching process for a certain period of time, the alteration of the number of LPD based on the processing time (processing number of times) was evaluated. In this case, the processing liquid was composed of ammonia whose concentration was 0.3 weight %, hydrogen peroxide whose concentration was 0.15 weight %, and a purified water used as the rest.

The results of the evaluation was as follows.

In the polishing pad A (Example 1), the number of

LPD was 13.5 particles/cm<sup>2</sup> when the processing time was 120 minutes (20-minutes processing was repeated 6 times), and after that, the number of LPD was about 25.7 particles/cm<sup>2</sup> when the processing time was 140 minutes. In the polishing pad B (Example 2), the number of LPD nearly equal to the polishing pad A was detected, however, the increase of the LPD in the case of the polishing pad B having less content of zinc compounds in the wafer surface was smaller than that of the LDP in the case of the polishing pad A.

## Comparative example

Next, a polishing was performed by using a conventionally used polishing pad. The content of zinc compounds in a surface layer of conventionally used polishing pads is generally about 300-800ppm at the ratio of zinc weight relative to the weight of the surface layer of the polishing pad, or 1000ppm or more in the case of a plenty one.

The content of zinc compounds in a surface layer of these polishing pads is approximately consistent in each kind of polishing pads or each of production batches, but the contents have not been controlled.

Consequently, a finish polishing was performed on the same condition as Example 1 by using a conventional polishing pad (zinc content in a surface layer of the polishing pad was 1008pm, and zinc content in the

polishing pad was 2500ppm; polishing pad D; Comparative example).

In the polishing pad D (Comparative Example), the number of LPD after polishing the wafer was already increased up to 27.6 particles/cm² when the processing time was 120 minutes, and after that, the number of LPD was increased up to 53.5 particles/cm² when the processing time was 140 minutes.

The relation between the number of etching and the ratio of LPD in each polishing pad used in Examples 1 and 2 and Comparative Example is shown in FIG. 1.

In this graph, an abscissa axis indicates the number of etching process performed by using an ammoniatype processing liquid (substantially corresponding to processing time), and an ordinate axis indicates the ratio of LPD (substantially corresponding to the number of LPD) on the basis of a case of the polishing pad B (wherein the number of LPD after round of 7 times processes is regarded as 80). Incidentally, FIG. 1 also includes the results of Example 3 (polishing pad E) described later.

It is clear from the graph that as compared a Comparative example (polishing pad D) with Examples 1 and 2 (polishing pads A and B), the content of zinc compounds in the surface layer affects the increase of the number of LPD. Namely, in the case of using the polishing pad D, it is observed that LPDs are increased

about twice as many as the case of using the polishing pad A or B. It is clear that the difference of damages existing in the wafer surface is due to the difference of the content of zinc compounds included in the polishing pad, especially in the surface layer of the polishing pad.

Also, it is expected that there are also defects induced by these damages. Actually, wafers polished by the same type polishing pad as the polishing pad D of Comparative example had the higher probability of the generation of defects or decrease of yield in a device fabrication step.

## Example 3

Next, on the same condition as Example 1, a polishing was performed by using a polishing pad having no zinc compounds, specifically a polishing pad having zinc compounds of the lower limit of detection (10ppm) or less detected by the aforementioned Zn content evaluation method.

As to the content of zinc compounds in the polishing pad, the concentration of zinc in a raw material of the polishing pad was determined in a production step of polyurethane, and the polishing pad, which was produced on the condition that the concentration of zinc was controlled to be the lower limit of detection, was used. Also, the addition of

zinc compounds or the like was not performed. Thus produced polishing pad has no problem of its physical characteristics (such as hardness).

Although there exists a question of measurement accuracy, the content of zinc in the surface layer and the content of zinc in the polishing pad were determined, and accordingly the content of zinc in the surface layer was about 1ppm, and the content of zinc in the polishing pad was about 2.5ppm (polishing pad E, Example 3).

As to damages on the wafer surface after polishing by using the polishing pad E on the same condition as the aforementioned Examples 1 and 2, as shown in FIG. 1, the number of LPD in the case of the polishing pad E was much smaller than that of LPD in the case of the polishing pad B, and it was about 30 percent of the latter when the processing was repeated seven times. That is, it is found that the increase of the number of LPD was very little, and therefore the wafer having little polishing damages was manufactured.

(Test)

Further, in a finish polishing step commonly performed at present, only a polishing pad has zinc compounds, and accordingly it has little possibility that zinc compounds come from the outside factor such as a polishing agent.

Therefore, if a control of polishing pads is

performed, it will be sufficient, however, for example, the influence where zinc compounds would come from the outside was determined. That is, a polishing was performed with a polishing agent intentionally including zinc oxides. Specifically, the polishing was performed with the polishing agent including zinc oxides (particle diameter was 500nm or more) of about 3mg in the polishing agent of 1 liter.

As the result of this, the considerable number of polishing damages was observed. That is, it is clear that the amount of zinc compounds in the portion where a wafer is in contact with zinc compounds during polishing is important. Namely, polishing damages are also generated on the condition that zinc compounds come from anywhere except a polishing pad, therefore, it is important that the concentration of zinc compounds in the portion with which the wafer is in contact is controlled. Conversely, if a polishing is performed by controlling the concentration of zinc compounds in that portion, polishing damages can be suppressed.

The present invention is not limited to the above-described embodiments. For example, in the above-described embodiments, a single-side polishing apparatus is mainly used, but a double-side polishing apparatus can be also used. That is, the polishing pad and polishing method according to the present invention can be applied to all of apparatuses for polishing a wafer.

Further, as to types of polishing, the present invention is not limited to a single wafer processing which polishes wafers one by one, and thus can be applied to all processing types including batch processing which polishes a plurality of wafers simultaneously.

## CLAIMS

- 1. A polishing pad used for polishing a semiconductor wafer in a mirror polishing process, characterized in that a content of zinc compounds included in the polishing pad is 200ppm or less at the ratio of zinc weight relative to the weight of the polishing pad.
- 2. A polishing pad used for polishing a semiconductor wafer in a finish polishing process, characterized in that a content of zinc compounds included in the polishing pad is 100ppm or less at the ratio of zinc weight relative to the weight of the polishing pad.
- 3. A polishing pad used for polishing a semiconductor wafer in a finish polishing, characterized in that the polishing pad does not include zinc compounds.
- 4. The polishing pad used for polishing a semiconductor wafer according to any one of Claims 1 3, characterized by comprising a base layer formed of nonwoven fabric and a porous surface layer.
- 5. The polishing pad used for polishing a semiconductor wafer according to Claim 4, characterized

in that a content of zinc compounds in the surface layer is 100ppm or less at the ratio of zinc weight relative to the weight of the polishing pad.

- 6. A polishing pad used for polishing a semiconductor in a mirror polishing process, characterized in that it is comprises a base layer formed of nonwoven fabric and a porous surface layer, and a content of zinc compounds included in the surface layer is 100ppm or less at the ratio of zinc weight relative to the weight of the surface layer.
- 7. The polishing pad for polishing a semiconductor wafer according to claim 6, characterized in that the surface layer does not include zinc compounds.
- 8. The polishing pad for a semiconductor wafer according to any one of Claims 4-7, characterized in that the surface layer is foamed of foamed polyurethane.
- 9. A method for polishing a semiconductor wafer, characterized in that the polishing is performed by using the polishing pad according to any one of claims 1-8.
- 10. A method for polishing a semiconductor wafer, characterized in that the finish polishing is performed


while a concentration of zinc compounds is kept to 200ppm or less in the position where the semiconductor wafer is in contact with the polishing pad.

## ABSTRACT

The content of zinc compounds in the polishing pad used for mirror-polishing a semiconductor wafer is 200ppm or less at the ratio of zinc weight relative to the weight of the polishing pad, preferably 100ppm or less, more preferably the polishing pad does not include zinc compounds. Preferably, the polishing pad comprises a base layer formed of nonwoven fabric, and a porous surface layer which is more preferably formed of foamed polyurethane, and the content of zinc compounds in the surface layer is 100ppm or less. There is provided a polishing pad and polishing method for producing a mirror-polished wafer in the case of a mirror polishing, especially a finish polishing without the generation of polishing damages in the polishing process.

1/3

FIG.1



NUMBER OF ETCHING PROCESSING (TIMES)

2/3

FIG.2





FIG.3



## Declaration and Power of Attorney for Patent Application

特許出願宣言書兼委任状

Japanese Language Declaration

私は、下欄に氏名を記載した発明者として、以下 のとおり宣言する:

私の住所、郵便宛先および国籍は、下欄に氏名に 続いて記載したとおりであり、下記名称の発明に関 し、特許請求の範囲に記載した特許を求める主題の 本来の、最初にして唯一の発明者である(一人の氏 名のみが下欄に記載されている場合)か、もしくは 本来の、最初にして共同の発明者である(複数の氏 名が下欄に記載されている場合)と信じ、 As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name. I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

POLISHING PAD AND POLISHING METHOD FOR SEMICONDUCTOR WAFER

その明細書を (該当するものにチェック) 口 ここに添付する。	the specification of (check one)  is attached here
図 2000 年 8月21日に	was filed on _
出願番号第 <u>PCT/JP00/05595</u> として提出され、	Application Serial
年月日に補正し、 (該当する場合)	and was amended
	I harah

私は、前記のとおり補正した特許請求の範囲を含む前記明細書の内容を検討し、理解したことを陳述する。

私は、連邦施行規則第37章第1条第56項に従い、 本願の特許性の有無について重要な情報を開示すべ き義務を有することを認める。

私は、米国法第 35 章第 119 条に基づく下記の外国 特許出願もしくは発明者証出願の外国優先権利益を 主張し、さらに優先権の主張に係わる基礎出願の提 出日前の提出日を有する外国特許出願もしくは発明 者証出願および/もしくは米国仮出願を以下に明記 する: the specification of which (check one)

is attached hereto.

was filed on August 21, 2000 as

Application Serial No. PCT/JP00/05595

and was amended on (if applicable)

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, §1.56.

I hereby claim foreign priority benefits under Title 35, United States Code §119 of any foreign application(s) for patent or inventor's certificate listed below and/or any U.S. provisional application(s) listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

Prior foreign and/or provisiona	ıl applications
先行外国出願/仮出願	

## Priority claimed 優先権の主張

11-246243 (Number/番号)		31 August 1999 (Day/Month/Year Filed/提出年月日	図 (Yes/はい)	□ (No/いいえ)
(Number/番号)	(Country/国名)	(Day/Month/Year Filed/提出年月 E	(Yes/lilv)	□ (No/レヽレヽえ)
(Number/番号)	(Country/国名)	(Day/Month/Year Filed/提出年月日	日) (Yes/はい)	□ (No/いいえ)
(Number/番号)	(Country/国名)	(Day/Month/Year Filed/提出年月日	□ (Yes/はい)	□ (No/いいえ)
私は、米国法第 35 章第 120 条に基づく下記の米国 特許出願の利益を主張し、本願の特許請求の範囲各 項に記載の主題が米国法第 35 章第 112 条の第 1 段落 に規定の態様で先の米国出願に開示されていない限 度において、先の出願の提出日と本願の国内提出日 もしくはPCT国際出願提出日の間に公表された連 邦施行規則第 37 章第 1 条第 56 項に記載の重要な情 報を開示すべき義務を有することを認める。  I hereby claim the benefit under Title United States code, §120 of any United States application(s) listed below and, in so far as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, §112 I acknowledge the duty to disclose material information as defined in Title 37, Code of Fede Regulations, §1.56 which occurred between the filling date of the prior application:				States ar as the this applica- States the first ode, §112. rerial le of Federal ween the the national or plication:
(Application Serial No	./出願番号) (Fili	ing Date/提出日) (Status: Pater 現状:特許成	nted, Pending, abandoned/ 立、係属中、放棄済み)	

(Filing Date/提出日)

私は、ここに自己の知識にもとづいて行った陳述がすべて真実であり、自己の有する情報および信ずるところに従って行った陳述が真実であると信じ、さらに故意に虚偽の陳述等を行った場合、米国法第18章第1001条により、罰金もしくは禁錮に処せられるか、またはこれらの刑が併科され、またかかる故意による虚偽の陳述が本願ないし本願に対して付与される特許の有効性を損なうことがあることを認識して、以上の陳述を行ったことを宣言する。

(Application Serial No./出願番号)

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true: and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

(Status: Patented, Pending, abandoned/

現状:特許成立、係属中、放棄済み)

委任状:私は下記発明者として、以下の代理人をここに選任し、本願の手続を遂行すること並びにこれに関する一切の行為を特許商標庁に対して行うことを委任する。 (代理人氏名および登録番号を明記のこと)

**POWER OF ATTORNEY:** As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith. (*list name and registration number*)



James A. Oliff, Reg. No. 27,075; William P. Berridge, Reg. No. 30,024; Kirk M. Hudson, Reg. No. 27,562; Thomas J. Pardini, Reg. No. 30,411; Edward P. Walker, Reg. No. 31,450; Robert A. Miller, Reg. No. 32,771; Mario A. Costantino, Reg. No. 33,565; and Stephen J. Roe, Reg. No. 34,463

Send Correspondence To/書類送付先:

OLIFF & BERRIDGE P. O. BOX 19928

ALEXANDRIA, VIRGINIA 22320

USA

Telephone: (703) 836-6400

Direct Telephone Calls To (name and telephone number)/直通電話連絡先(名称および電話番号):

Full name of sole or first inventor/単独または第一発明者の氏名
/ 00 Makoto Kobayashi
Inventor's signature/同発明者の署名  Mukoto Justappaw  Date/目付  Morch と 200
Residence/住所 Fukushima Japan JP人
Citizenship/国籍 Japanese
Post Office Address/郵便宛先
c/o Shin-Etsu Handotai Co., Ltd. Shirakawa R&D Center 150 Aza Ohira, Oaza Odakura, Nishigo-mura, Nishishirakawa-gun, Fukushima, Japan
Full name of second joint inventor (if any)/第二共同発明者の氏名(該当する場合)  Output  Description: Takamatsu
Second inventor's signature/第二発明者の署名  Heroyuki Takamatsu  Residence/住所  Takamatsu  Takamatsu  Takamatsu
Residence/住所 Fukushima Japan プア人
Citizenship/国籍 Japanese
Post Office Address/郵便宛先
c/o Shin-Etsu Handotai Co., Ltd. Shirakawa R&D Center 150 Aza Ohira, Oaza Odakura, Nishigo-mura,
Nishishirakawa-gun, Fukushima, Japan

Supply similar information and signature for third and subsequent joint inventors. 第三又はそれ以降の共同発明者に対しても同様な情報および署名を提供すること。